Sciweavers

113 search results - page 2 / 23
» Buffer and register allocation for memory space optimization
Sort
View
JCP
2008
135views more  JCP 2008»
13 years 5 months ago
Hybrid Evolutionary Algorithm Based Solution for Register Allocation for Embedded Systems
Embedded systems have an ever-increasing need for optimizing compilers to produce high quality codes with a limited general purpose register set. Either memory or registers are use...
Anjali Mahajan, M. S. Ali
ICCAD
2007
IEEE
87views Hardware» more  ICCAD 2007»
14 years 2 months ago
Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design
—Register allocation, in high-level synthesis and ASIP design, is the process of determining the number of registers to include in the resulting circuit or processor. The goal is...
Philip Brisk, Ajay K. Verma, Paolo Ienne
ASPLOS
1998
ACM
13 years 9 months ago
Compiler-Controlled Memory
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
Keith D. Cooper, Timothy J. Harvey
CCGRID
2005
IEEE
13 years 11 months ago
A distributed shared buffer space for data-intensive applications
Efficient memory allocation and data transfer for cluster-based data-intensive applications is a difficult task. Both changes in cluster interconnects and application workloads ...
Renaud Lachaize, Jorgen S. Hansen
DAC
2009
ACM
14 years 6 months ago
WCET-aware register allocation based on graph coloring
Current compilers lack precise timing models guiding their built-in optimizations. Hence, compilers apply ad-hoc heuristics during optimization to improve code quality. One of the...
Heiko Falk