Sciweavers

66 search results - page 4 / 14
» Bus Architectures for Safety-Critical Embedded Systems
Sort
View
ASPDAC
2007
ACM
103views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems
- We present a bus arbitration scheme for soft real-time constrained embedded systems. Some masters in such systems are required to complete their work for given timing constraints...
Minje Jun, Kwanhu Bang, Hyuk-Jun Lee, Naehyuck Cha...
ASPDAC
2008
ACM
94views Hardware» more  ASPDAC 2008»
13 years 7 months ago
Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival
A major trend in a modern system-on-chip design is a growing system complexity, which results in a sharp increase of communication traffic on the on-chip communication bus architec...
Sujan Pandey, Rolf Drechsler
SAC
2009
ACM
13 years 10 months ago
The device service bus: a solution for embedded device integration through web services
This paper presents a middleware infrastructure for integration of heterogeneous embedded devices in ubiquitous computing environments. The proposed infrastructure employs the Dev...
Gustavo Medeiros Araújo, Frank Siqueira
DAC
2008
ACM
13 years 7 months ago
Protecting bus-based hardware IP by secret sharing
Our work addresses protection of hardware IP at the mask level with the goal of preventing unauthorized manufacturing. The proposed protocol based on chip locking and activation i...
Jarrod A. Roy, Farinaz Koushanfar, Igor L. Markov
DATE
1999
IEEE
113views Hardware» more  DATE 1999»
13 years 10 months ago
Influence of Caching and Encoding on Power Dissipation of System-Level Buses for Embedded Systems
This paper proposes a methodology to evaluate the effects of encodings on the power consumption of system-level buses in the presence of multi-level cache memories. The proposed m...
William Fornaciari, Donatella Sciuto, Cristina Sil...