Sciweavers

869 search results - page 2 / 174
» Cache Architectures for Reconfigurable Hardware
Sort
View
RSP
2000
IEEE
111views Control Systems» more  RSP 2000»
13 years 9 months ago
Reconfigurable Instruction Set Processors: A Survey
Reconfigurable instruction set processors have the capability to adapt their instruction sets to the application being executed through a reconfiguration in their hardware. Throug...
Francisco Barat, Rudy Lauwereins
FPGA
2000
ACM
122views FPGA» more  FPGA 2000»
13 years 8 months ago
A reconfigurable multi-function computing cache architecture
A considerable portion of a chip is dedicated to a cache memory in a modern microprocessor chip. However, some applications may not actively need all the cache storage, especially...
Huesung Kim, Arun K. Somani, Akhilesh Tyagi
DATE
2010
IEEE
180views Hardware» more  DATE 2010»
13 years 10 months ago
A reconfigurable cache memory with heterogeneous banks
Abstract— The optimal size of a large on-chip cache can be different for different programs: at some point, the reduction of cache misses achieved when increasing cache size hits...
Domingo Benitez, Juan C. Moure, Dolores Rexachs, E...
AICCSA
2007
IEEE
89views Hardware» more  AICCSA 2007»
13 years 11 months ago
Software/Configware Implementation of Combinatorial Algorithms
This paper discusses an approach for solving combinatorial problems by combining software and dynamically reconfigurable hardware (configware). The suggested technique avoids inst...
Iouliia Skliarova, Valery Sklyarov
ISCA
2000
IEEE
93views Hardware» more  ISCA 2000»
13 years 8 months ago
Reconfigurable caches and their application to media processing
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
Parthasarathy Ranganathan, Sarita V. Adve, Norman ...