Sciweavers

56 search results - page 3 / 12
» Chip and PIN is Broken
Sort
View
ICCAD
2007
IEEE
128views Hardware» more  ICCAD 2007»
14 years 1 months ago
Module assignment for pin-limited designs under the stacked-Vdd paradigm
Abstract— This paper addresses the module assignment problem in pinlimited designs under the stacked-Vdd circuit paradigm. A partition-based algorithm is presented for efficient...
Yong Zhan, Tianpei Zhang, Sachin S. Sapatnekar
ISCA
2005
IEEE
119views Hardware» more  ISCA 2005»
13 years 10 months ago
Microarchitecture of a High-Radix Router
Evolving semiconductor and circuit technology has greatly increased the pin bandwidth available to a router chip. In the early 90s, routers were limited to 10Gb/s of pin bandwidth...
John Kim, William J. Dally, Brian Towles, Amit K. ...
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
13 years 10 months ago
Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission
Inductive cross-talk within IC packaging is becoming a significant bottleneck in high-speed inter-chip communication. The parasitic inductance within IC packaging causes bounce o...
Brock J. LaMeres, Sunil P. Khatri
DATE
2002
IEEE
89views Hardware» more  DATE 2002»
13 years 9 months ago
A Hierarchical Test Scheme for System-On-Chip Designs
System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design...
Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pi...
DAC
2008
ACM
14 years 5 months ago
Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips
Recent advances in digital microfluidics have enabled lab-on-a-chip devices for DNA sequencing, immunoassays, clinical chemistry, and protein crystallization. Basic operations suc...
Tao Xu, Krishnendu Chakrabarty