2 search results - page 1 / 1 » Clock Period Minimization of Semi-Synchronous Circuits by Ga... |
ASPDAC
1999
ACM
13 years 9 months ago
1999
ACM
DAC
2005
ACM
14 years 5 months ago
2005
ACM
The race conditions often limit the smallest feasible clock period that the optimal clock skew scheduling can achieve. Therefore, the combination of clock skew scheduling and dela...