6 search results - page 2 / 2 » Clock period constrained minimal buffer insertion in clock t... |
ASPDAC
2010
ACM
13 years 3 months ago
2010
ACM
Abstract--In nanometer-scale VLSI physical design, clock network becomes a major concern on determining the total performance of digital circuit. Clock skew and PVT (Process, Volta...