Sciweavers

7 search results - page 2 / 2
» Clock recovery in high-speed multilevel serial links
Sort
View
ASPDAC
2005
ACM
111views Hardware» more  ASPDAC 2005»
13 years 7 months ago
Wave-pipelined on-chip global interconnect
— A novel wave-pipelined global interconnect system is developed for reliable, high throughput, on-chip data communication. We argue that because there is only a single signal pr...
Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen
ET
2002
122views more  ET 2002»
13 years 5 months ago
Using At-Speed BIST to Test LVDS Serializer/Deserializer Function
LVDS is the acronym for Low-Voltage-DifferentialSignaling and is described in both the ANSI/TIA/EIA644 and IEEE 1596.3 standards. High performance yet Low Power and EMI have made ...
Magnus Eckersand, Fredrik Franzon, Ken Filliter