Sciweavers

5 search results - page 1 / 1
» Combining ATPG and Symbolic Simulation for Efficient Validat...
Sort
View
ITC
2002
IEEE
84views Hardware» more  ITC 2002»
13 years 10 months ago
Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems
Ganapathy Parthasarathy, Madhu K. Iyer, Tao Feng, ...
TACAS
1998
Springer
98views Algorithms» more  TACAS 1998»
13 years 9 months ago
Efficient Modeling of Memory Arrays in Symbolic Ternary Simulation
This paper enables symbolic ternary simulation of systems with large embedded memories. Each memory array is replaced with a behavioral model, where the number of symbolic variable...
Miroslav N. Velev, Randal E. Bryant
EMSOFT
2008
Springer
13 years 7 months ago
Symbolic analysis for improving simulation coverage of Simulink/Stateflow models
Aimed at verifying safety properties and improving simulation coverage for hybrid systems models of embedded control software, we propose a technique that combines numerical simul...
Rajeev Alur, Aditya Kanade, S. Ramesh, K. C. Shash...
EMSOFT
2008
Springer
13 years 7 months ago
Automatically transforming and relating Uppaal models of embedded systems
Relations between models are important for effective automatic validation, for comparing implementations with specifications, and for increased understanding of embedded systems d...
Timothy Bourke, Arcot Sowmya
RTAS
1997
IEEE
13 years 9 months ago
Scalable Hardware Priority Queue Architectures for High-Speed Packet Switches
ÐWith effective packet-scheduling mechanisms, modern integrated networks can support the diverse quality-of-service requirements of emerging applications. However, arbitrating bet...
Sung-Whan Moon, Kang G. Shin, Jennifer Rexford