Sciweavers

151 search results - page 2 / 31
» Comparison of Hardware and Software Cache Coherence Schemes
Sort
View
CODES
2008
IEEE
14 years 6 days ago
Extending open core protocol to support system-level cache coherence
Open Core Protocol (OCP) is a standard on-chip core interface specification. The current release is flexible and configurable to support the communication needs of a wide range...
Konstantinos Aisopos, Chien-Chun Chou, Li-Shiuan P...
ISCA
1990
IEEE
186views Hardware» more  ISCA 1990»
13 years 9 months ago
Adaptive Software Cache Management for Distributed Shared Memory Architectures
An adaptive cache coherence mechanism exploits semantic information about the expected or observed access behavior of particular data objects. We contend that, in distributed shar...
John K. Bennett, John B. Carter, Willy Zwaenepoel
ISCA
1998
IEEE
123views Hardware» more  ISCA 1998»
13 years 10 months ago
An Evaluation of Directory Schemes for Cache Coherence
Anant Agarwal, Richard Simoni, John L. Hennessy, M...
IEEEPACT
2005
IEEE
13 years 11 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...
HPCA
1995
IEEE
13 years 9 months ago
Software Cache Coherence for Large Scale Multiprocessors
Shared memory is an appealing abstraction for parallel programming. It must be implemented with caches in order toperform well, however, and caches require a coherence mechanism t...
Leonidas I. Kontothanassis, Michael L. Scott