755 search results - page 4 / 151 » Compiler generation from structural architecture description... |
ISSS
1999
IEEE
13 years 9 months ago
1999
IEEE
This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocesso...
ICIP
2004
IEEE
14 years 7 months ago
2004
IEEE
ICCAD
2001
IEEE
14 years 2 months ago
2001
IEEE
Efficient high level design tools that can map behavioral descriptions to FPGA architectures are one of the key requirements to fully leverage FPGA for high throughput computatio...
FPGA
2000
ACM
13 years 9 months ago
2000
ACM
In this paper we present a "high-level" FPGA architecture description language which lets FPGA architects succinctly and quickly describe an FPGA routing architecture. W...
IFIPPACT
1994
13 years 6 months ago
1994
: Advanced architectural features of microprocessors like instruction level parallelism and pipelined functional hardware units require code generation techniques beyond the scope ...