Sciweavers

41 search results - page 1 / 9
» DLL-conscious instruction fetch optimization for SMT process...
Sort
View
JSA
2008
63views more  JSA 2008»
13 years 4 months ago
DLL-conscious instruction fetch optimization for SMT processors
Fayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee
HPCA
2007
IEEE
14 years 4 months ago
A Memory-Level Parallelism Aware Fetch Policy for SMT Processors
A thread executing on a simultaneous multithreading (SMT) processor that experiences a long-latency load will eventually stall while holding execution resources. Existing long-lat...
Stijn Eyerman, Lieven Eeckhout
HPCA
2008
IEEE
14 years 4 months ago
PEEP: Exploiting predictability of memory dependences in SMT processors
Simultaneous Multithreading (SMT) attempts to keep a dynamically scheduled processor's resources busy with work from multiple independent threads. Threads with longlatency st...
Samantika Subramaniam, Milos Prvulovic, Gabriel H....
CF
2004
ACM
13 years 10 months ago
Predictable performance in SMT processors
Current instruction fetch policies in SMT processors are oriented towards optimization of overall throughput and/or fairness. However, they provide no control over how individual ...
Francisco J. Cazorla, Peter M. W. Knijnenburg, Riz...
ISHPC
2003
Springer
13 years 9 months ago
Improving Memory Latency Aware Fetch Policies for SMT Processors
Abstract. In SMT processors several threads run simultaneously to increase available ILP, sharing but competing for resources. The instruction fetch policy plays a key role, determ...
Francisco J. Cazorla, Enrique Fernández, Al...