Sciweavers

752 search results - page 149 / 151
» Design of Virtual Memory Compression System for the Embedded...
Sort
View
ISPAN
2005
IEEE
13 years 11 months ago
Process Scheduling for the Parallel Desktop
Commodity hardware and software are growing increasingly more complex, with advances such as chip heterogeneity and specialization, deeper memory hierarchies, ne-grained power ma...
Eitan Frachtenberg
IPSN
2010
Springer
13 years 8 months ago
Hibernets: energy-efficient sensor networks using analog signal processing
In-network processing is recommended for many sensor network applications to reduce communication and improve energy efficiency. However, constraints on memory, speed, and energy ...
Brandon Rumberg, David W. Graham, Vinod Kulathuman...
CGA
2008
13 years 6 months ago
Mobile 3D City Maps
ion and abstraction. By the end of the 20th century, technology had advanced to the point where computerized methods had revolutionized surveying and mapmaking practices. Now, the ...
Antti Nurminen
IADIS
2003
13 years 7 months ago
A Web-Based Education Tool for Collaborative Learning of Assembly Programming
A visual simulator has been developed as an example of Web-based education tool, which is designed for students to understand graphically internal behavior and structure of comput...
Yoshiro Imai, Shinji Tomita
HOTI
2008
IEEE
14 years 14 days ago
Network Processing on an SPE Core in Cell Broadband Engine
Cell Broadband EngineTM is a multi-core system on a chip and is composed of a general-purpose Power Processing Element (PPE) and eight Synergistic Processing Elements (SPEs). Its ...
Yuji Kawamura, Takeshi Yamazaki, Hiroshi Kyusojin,...