Sciweavers

58 search results - page 9 / 12
» Design of a scalable nanophotonic interconnect for future mu...
Sort
View
ISCA
2010
IEEE
210views Hardware» more  ISCA 2010»
13 years 11 months ago
An intra-chip free-space optical interconnect
Continued device scaling enables microprocessors and other systems-on-chip (SoCs) to increase their performance, functionality, and hence, complexity. Simultaneously, relentless s...
Jing Xue, Alok Garg, Berkehan Ciftcioglu, Jianyun ...
SIGCOMM
2009
ACM
14 years 16 days ago
PortLand: a scalable fault-tolerant layer 2 data center network fabric
This paper considers the requirements for a scalable, easily manageable, fault-tolerant, and efficient data center network fabric. Trends in multi-core processors, end-host virtua...
Radhika Niranjan Mysore, Andreas Pamboris, Nathan ...
SPAA
2010
ACM
13 years 11 months ago
Simplifying concurrent algorithms by exploiting hardware transactional memory
We explore the potential of hardware transactional memory (HTM) to improve concurrent algorithms. We illustrate a number of use cases in which HTM enables significantly simpler c...
Dave Dice, Yossi Lev, Virendra J. Marathe, Mark Mo...
ICCAD
2000
IEEE
109views Hardware» more  ICCAD 2000»
13 years 10 months ago
Latency-Guided On-Chip Bus Network Design
Abstract— Deep submicron technology scaling has two major ramifications on the design process. First, reduced feature size significantly increases wire delay, thus resulting in...
Milenko Drinic, Darko Kirovski, Seapahn Meguerdich...
EUROPAR
2004
Springer
13 years 11 months ago
Designing Parallel Operating Systems via Parallel Programming
Abstract. Ever-increasing demand for computing capability is driving the construction of ever-larger computer clusters, soon to be reaching tens of thousands of processors. Many fu...
Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, J...