Sciweavers

122 search results - page 2 / 25
» Designing a Memory Module Tester
Sort
View
ISCAS
2006
IEEE
140views Hardware» more  ISCAS 2006»
13 years 11 months ago
Multilevel flash memory on-chip error correction based on trellis coded modulation
This paper presents a multilevel (ML) Flash memory onchip error correction system design based on the concept of trellis coded modulation (TCM). This is motivated by the non-trivi...
Fei Sun, Siddharth Devarajan, Kenneth Rose, Tong Z...
CASES
2007
ACM
13 years 9 months ago
A self-maintained memory module supporting DMM
The memory intensive nature of object-oriented languages such as C++ and Java has created the need of a high-performance dynamic memory management (DMM); however, it is a challeng...
Weixing Ji, Feng Shi, Baojun Qiao
ITC
2000
IEEE
101views Hardware» more  ITC 2000»
13 years 10 months ago
Reducing test data volume using external/LBIST hybrid test patterns
A common approachfor large industrial designs is to use logic built-in self-test (LBIST)followed by test data from an external tester. Because the fault coverage with LBIST alone ...
Debaleena Das, Nur A. Touba
ICC
2007
IEEE
129views Communications» more  ICC 2007»
14 years 2 days ago
Source Controlled Modulation Scheme for Sources with Memory
— Given an AWGN channel, we look at the problem of designing a source controlled binary antipodal signaling system for transmitting blocks of binary symbols generated either by a...
Pedro M. Crespo, Estibaliz Loyo, Javier Del Ser, C...
HOTOS
2003
IEEE
13 years 11 months ago
Hardware Works, Software Doesn't: Enforcing Modularity with Mondriaan Memory Protection
Two big problems with operating systems written in unsafe languages are that they crash too often and that adding features becomes much more difficult over time. One cause of bot...
Emmett Witchel, Krste Asanovic