Sciweavers

84 search results - page 3 / 17
» Designing and testing fault-tolerant techniques for SRAM-bas...
Sort
View
CODES
2010
IEEE
13 years 2 months ago
Hardware/software optimization of error detection implementation for real-time embedded systems
This paper presents an approach to system-level optimization of error detection implementation in the context of fault-tolerant realtime distributed embedded systems used for safe...
Adrian Lifa, Petru Eles, Zebo Peng, Viacheslav Izo...
DAC
2004
ACM
14 years 6 months ago
Efficient on-line testing of FPGAs with provable diagnosabilities
We present novel and efficient methods for on-line testing in FPGAs. The testing approach uses a ROving TEster (ROTE), which has provable diagnosabilities and is also faster than ...
Vinay Verma, Shantanu Dutt, Vishal Suthar
FPGA
2006
ACM
131views FPGA» more  FPGA 2006»
13 years 9 months ago
Yield enhancements of design-specific FPGAs
The high unit cost of FPGA devices often deters their use beyond the prototyping stage. Efforts have been made to reduce the part-cost of FPGA devices, resulting in the developmen...
Nicola Campregher, Peter Y. K. Cheung, George A. C...
ISSRE
2003
IEEE
13 years 11 months ago
An Empirical Study on Testing and Fault Tolerance for Software Reliability Engineering
Software testing and software fault tolerance are two major techniques for developing reliable software systems, yet limited empirical data are available in the literature to eval...
Michael R. Lyu, Zubin Huang, Sam K. S. Sze, Xia Ca...
FPL
2006
Springer
103views Hardware» more  FPL 2006»
13 years 9 months ago
An Efficient Fault Tolerance Scheme for Preventing Single Event Disruptions in Reconfigurable Architectures
Reconfigurable architectures are becoming increasingly popular with space related design engineers as they are inherently flexible to meet multiple requirements and offer signific...
Sajid Baloch, Tughrul Arslan, Adrian Stoica