Sciweavers

75 search results - page 14 / 15
» Efficient Place and Route for Pipeline Reconfigurable Archit...
Sort
View
AGENTS
2000
Springer
13 years 10 months ago
Dataflow plan execution for software agents
Recent research has made it possible to build information agents that retrieve and integrate information from the World Wide Web. Although there now exist solutions for modeling W...
Greg Barish, Dan DiPasquo, Craig A. Knoblock, Stev...
DAC
2005
ACM
14 years 6 months ago
Device and architecture co-optimization for FPGA power reduction
Device optimization considering supply voltage Vdd and threshold voltage Vt tuning does not increase chip area but has a great impact on power and performance in the nanometer tec...
Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He
ICCD
2000
IEEE
93views Hardware» more  ICCD 2000»
14 years 2 months ago
Cheap Out-of-Order Execution Using Delayed Issue
In superscalar architectures, out-of-order issue mechanisms increase performance by dynamically rescheduling instructions that cannot be statically reordered by the compiler. Whil...
J. P. Grossman
FPGA
2003
ACM
156views FPGA» more  FPGA 2003»
13 years 11 months ago
Architectures and algorithms for synthesizable embedded programmable logic cores
As integrated circuits become more and more complex, the ability to make post-fabrication changes will become more and more attractive. This ability can be realized using programm...
Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton
DATE
2003
IEEE
109views Hardware» more  DATE 2003»
13 years 11 months ago
A New Algorithm for Energy-Driven Data Compression in VLIW Embedded Processors
This paper presents a new algorithm for on-the-fly data compression in high performance VLIW processors. The algorithm aggressively targets energy minimization of some of the domi...
Alberto Macii, Enrico Macii, Fabrizio Crudo, Rober...