Sciweavers

2 search results - page 1 / 1
» Energy benefits of reconfigurable hardware for use in underw...
Sort
View
DFT
2006
IEEE
143views VLSI» more  DFT 2006»
13 years 11 months ago
Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC
This paper1 discusses a defect tolerant and energy economized computing array for the DSP plane of a 3-D Heterogeneous System on a Chip. We present the J-platform, which employs c...
Vijay K. Jain, Glenn H. Chapman