Sciweavers

79 search results - page 3 / 16
» FPGA Implementation of Modular Exponentiation
Sort
View
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
13 years 11 months ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed
CHES
2004
Springer
106views Cryptology» more  CHES 2004»
13 years 9 months ago
XTR Implementation on Reconfigurable Hardware
Abstract. Recently, Lenstra and Verheul proposed an efficient cryptosystem called XTR. This system represents elements of F p6 with order dividing p2 -p+1 by their trace over Fp2 ....
Eric Peeters, Michael Neve, Mathieu Ciet
IOLTS
2007
IEEE
110views Hardware» more  IOLTS 2007»
13 years 11 months ago
An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding
In this paper we present an efficient design technique for implementing the Elliptic Curve Cryptographic (ECC) Scheme in FPGAs. Our technique is based on a novel and efficient i...
Osama Al-Khaleel, Christos A. Papachristou, Franci...
CHES
1999
Springer
140views Cryptology» more  CHES 1999»
13 years 9 months ago
Power Analysis Attacks of Modular Exponentiation in Smartcards
Abstract. Three new types of power analysis attacks against smartcard implementations of modular exponentiation algorithms are described. The first attack requires an adversary to ...
Thomas S. Messerges, Ezzy A. Dabbish, Robert H. Sl...