Sciweavers

107 search results - page 20 / 22
» Facilitating worst-case execution times analysis for optimiz...
Sort
View
ISVLSI
2007
IEEE
181views VLSI» more  ISVLSI 2007»
14 years 2 days ago
Code-coverage Based Test Vector Generation for SystemC Designs
Abstract— Time-to-Market plays a central role on System-ona-Chip (SoC) competitiveness and the quality of the final product is a matter of concern as well. As SoCs complexity in...
Alair Dias Jr., Diógenes Cecilio da Silva J...
WSFM
2007
Springer
13 years 12 months ago
Event Structure Semantics of Orc
Developing wide-area distributed applications requires jointly analyzing functional and Quality of Service (QoS) aspects, such as timing properties. Labelled transition systems and...
Sidney Rosario, David Kitchin, Albert Benveniste, ...
GECCO
2005
Springer
132views Optimization» more  GECCO 2005»
13 years 11 months ago
Dormant program nodes and the efficiency of genetic programming
In genetic programming, there is a tendency for individuals in a population to accumulate fragments of code – often called introns – which are redundant in the fitness evaluat...
David Jackson
PLDI
1994
ACM
13 years 10 months ago
Memory Access Coalescing: A technique for Eliminating Redundant memory Accesses
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
Jack W. Davidson, Sanjay Jinturkar
VALUETOOLS
2006
ACM
167views Hardware» more  VALUETOOLS 2006»
13 years 11 months ago
Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
Jie Tao, Wolfgang Karl