Sciweavers

159 search results - page 1 / 32
» Fast Design Space Exploration Method for Reconfigurable Arch...
Sort
View
ERSA
2003
139views Hardware» more  ERSA 2003»
13 years 6 months ago
Fast Design Space Exploration Method for Reconfigurable Architectures
In this paper we propose an original and fast design space exploration method targeting reconfigurable architectures. This method takes place during the first steps of a design fl...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
FPL
2003
Springer
130views Hardware» more  FPL 2003»
13 years 10 months ago
Communication Costs Driven Design Space Exploration for Reconfigurable Architectures
In this paper we propose a design space exploration method targeting reconfigurable architectures that takes place at the algorithmic level and aims to rapidly highlight architect...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
IPPS
2005
IEEE
13 years 10 months ago
Generic Design Space Exploration for Reconfigurable Architectures
We propose in this paper an original design space exploration method for reconfigurable architectures adapted to fine and coarse grain resources. The exploration flow deals with c...
Lilian Bossuet, Guy Gogniat, Jean Luc Philippe
FPL
2009
Springer
145views Hardware» more  FPL 2009»
13 years 9 months ago
Run-time Partial Reconfiguration speed investigation and architectural design space exploration
Run-time Partial Reconfiguration (PR) speed is significant in applications especially when fast IP core switching is required. In this paper, we propose to use Direct Memory Acce...
Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsc...
SBCCI
2003
ACM
135views VLSI» more  SBCCI 2003»
13 years 10 months ago
Modeling a Reconfigurable System for Computing the FFT in Place via Rewriting-Logic
The growing adoption of reconfigurable architectures opens new implementation alternatives and creates new design challenges. In the case of dynamically reconfigurable architectur...
Mauricio Ayala-Rincón, Rodrigo B. Nogueira,...