Sciweavers

5 search results - page 1 / 1
» Fast Timing Analysis for Hardware-Software Co-Synthesis
Sort
View
ICCD
1993
IEEE
84views Hardware» more  ICCD 1993»
13 years 9 months ago
Fast Timing Analysis for Hardware-Software Co-Synthesis
W. Ye, Rolf Ernst, Thomas Benner, Jörg Henkel
CODES
2008
IEEE
13 years 11 months ago
Static analysis for fast and accurate design space exploration of caches
Application-specific system-on-chip platforms create the opportunity to customize the cache configuration for optimal performance with minimal chip estate. Simulation, in partic...
Yun Liang, Tulika Mitra
CODES
2005
IEEE
13 years 11 months ago
Dynamic phase analysis for cycle-close trace generation
For embedded system development, several companies provide cross-platform development tools to aid in debugging, prototyping and optimization of programs. These are full system em...
Cristiano Pereira, Jeremy Lau, Brad Calder, Rajesh...
CODES
2009
IEEE
14 years 1 days ago
FlexRay schedule optimization of the static segment
The FlexRay bus is the prospective automotive standard communication system. For the sake of a high flexibility, the protocol includes a static time-triggered and a dynamic event...
Martin Lukasiewycz, Michael Glaß, Jürge...
CODES
2005
IEEE
13 years 11 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...