Sciweavers

651 search results - page 4 / 131
» Fast and accurate transaction level models using result orie...
Sort
View
CODES
2004
IEEE
13 years 9 months ago
Fast exploration of bus-based on-chip communication architectures
As a result of improvements in process technology, more and more components are being integrated into a single System-on-Chip (SoC) design. Communication between these components ...
Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdha...
TECS
2008
119views more  TECS 2008»
13 years 5 months ago
Fast exploration of bus-based communication architectures at the CCATB abstraction
straction SUDEEP PASRICHA and NIKIL DUTT University of California, Irvine and MOHAMED BEN-ROMDHANE Newport Media Inc. Currently, system-on-chip (SoC) designs are becoming increasin...
Sudeep Pasricha, Nikil Dutt, Mohamed Ben-Romdhane
FGR
2000
IEEE
123views Biometrics» more  FGR 2000»
13 years 9 months ago
A Fast and Accurate Face Detector for Indexation of Face Images
Detecting faces in images with complex backgrounds is a difficult task. Our approach, which obtains state of the art results, is based on a generative neural network model: the C...
Raphaël Feraud, Olivier Bernier, Jean-Emmanue...
DATE
2005
IEEE
122views Hardware» more  DATE 2005»
13 years 11 months ago
Systematic Transaction Level Modeling of Embedded Systems with SystemC
This paper gives an overview of a transaction level modeling (TLM) design flow for straightforward embedded system design with SystemC. The goal is to systematically develop both...
Wolfgang Klingauf
DATE
2003
IEEE
112views Hardware» more  DATE 2003»
13 years 10 months ago
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0
The concept of a SOC platform architecture introduces the concept of a communication infrastructure. In the transaction-level a finite set of architecture components (memories, ar...
Marco Caldari, Massimo Conti, Massimo Coppola, Ste...