Sciweavers

1129 search results - page 3 / 226
» Formal Verification of Websites
Sort
View
DFT
2009
IEEE
189views VLSI» more  DFT 2009»
14 years 16 days ago
Analyzing Formal Verification and Testing Efforts of Different Fault Tolerance Mechanisms
Pre-fabrication design verification and post-fabrication chip testing are two important stages in the product realization process. These two stages consume a large part of resourc...
Meng Zhang, Anita Lungu, Daniel J. Sorin
DAC
1994
ACM
13 years 10 months ago
HSIS: A BDD-Based Environment for Formal Verification
Functional and timing verification are currently the bottlenecks in many design efforts. Simulation and emulation are extensively used for verification. Formal verification is now...
Adnan Aziz, Felice Balarin, Szu-Tsung Cheng, Ramin...
ENTCS
2006
131views more  ENTCS 2006»
13 years 5 months ago
The Case for Analog Circuit Verification
The traditional approach to validate analog circuits is to utilize extensive SPICElevel simulations. The main challenge of this approach is knowing when all important corner cases...
Chris J. Myers, Reid R. Harrison, David Walter, Ni...
FMCAD
2000
Springer
13 years 9 months ago
Do You Trust Your Model Checker?
Abstract. In this paper we describe the formal specification and verification of the efficient algorithm for real-time model checking implemented in the model checker RAVEN. It was...
Wolfgang Reif, Jürgen Ruf, Gerhard Schellhorn...
CORR
2010
Springer
176views Education» more  CORR 2010»
13 years 5 months ago
Bus Protocols: MSC-Based Specifications and Translation into Program of Verification Tool for Formal Verification
Message Sequence Charts (MSCs) are an appealing visual formalism mainly used in the early stages of system design to capture the system requirements. However, if we move towards a...
Kamrul Hasan Talukder