Sciweavers

6 search results - page 1 / 2
» GasP Control for Domino Circuits
Sort
View
ASYNC
2005
IEEE
96views Hardware» more  ASYNC 2005»
13 years 10 months ago
GasP Control for Domino Circuits
We present two novel asynchronous control circuits for domino pipelines. The control circuits are based on GasP circuits, have a minimum cycle time of six gate delays, and compare...
Jo C. Ebergen, Jonathan Gainsley, Jon K. Lexau, Iv...
ASYNC
2001
IEEE
123views Hardware» more  ASYNC 2001»
13 years 8 months ago
GasP: A Minimal FIFO Control
The GasP family of asynchronous circuits provides controls for simple pipelines, for branching and joining pipelines, for round-robin scatter and gather, for datadependent scatter...
Ivan E. Sutherland, Scott Fairbanks
ISCAS
2007
IEEE
142views Hardware» more  ISCAS 2007»
13 years 11 months ago
A Low Power Domino with Differential-Controlled-Keeper
— Domino circuits are used to achieve higher system performance than static CMOS techniques. This work briefly surveys domino keeper designs for high fan-in domino circuits. A ne...
Peiyi Zhao, Jason McNeely, Magdy A. Bayoumi, Golco...
ASYNC
2007
IEEE
107views Hardware» more  ASYNC 2007»
13 years 11 months ago
On-chip samplers for test and debug of asynchronous circuits
On-chip high-bandwidth sampling circuits supplement traditional test and debug techniques by non-invasively probing analog voltages for off-chip measurement. Existing circuits rel...
Frankie Liu, Ron Ho, Robert J. Drost, Scott Fairba...
ISCAS
2005
IEEE
224views Hardware» more  ISCAS 2005»
13 years 10 months ago
A high-speed domino CMOS full adder driven by a new unified-BiCMOS inverter
— A new operation mode using a partially depleted hybrid lateral BJT-CMOS inverter on SOI, named as a new unified-BiCMOS (U-BiCMOS) inverter, is proposed. The scheme utilizes the...
Toshiro Akino, Kei Matsuura, Akiyoshi Yasunaga