Sciweavers

8 search results - page 1 / 2
» Generating a Power of an Operand by a Table Look-up and a Mu...
Sort
View
PATMOS
2010
Springer
13 years 3 months ago
An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs
Cristiano Lazzari, Jorge Fernandes, Paulo F. Flore...
FPL
2009
Springer
161views Hardware» more  FPL 2009»
13 years 10 months ago
A multi-FPGA architecture for stochastic Restricted Boltzmann Machines
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
Daniel L. Ly, Paul Chow
ARITH
1999
IEEE
13 years 10 months ago
High-Speed Inverse Square Roots
Inverse square roots are used in several digital signal processing, multimedia, and scientific computing applications. This paper presents a high-speed method for computing invers...
Michael J. Schulte, Kent E. Wires
ASAP
2007
IEEE
93views Hardware» more  ASAP 2007»
14 years 2 days ago
LNS Subtraction Using Novel Cotransformation and/or Interpolation
The Logarithmic Number System (LNS) makes multiplication, division and powering easy, but subtraction is expensive. Cotransformation converts the difficult operation of logarithm...
Panagiotis D. Vouzis, Sylvain Collange, Mark G. Ar...