Sciweavers

8 search results - page 1 / 2
» Group-caching for NoC based multicore cache coherent systems
Sort
View
DATE
2008
IEEE
155views Hardware» more  DATE 2008»
13 years 11 months ago
Comparison of memory write policies for NoC based Multicore Cache Coherent Systems
The following study shows a direct comparison of memory write policies in Shared Memory Multicore Systems. Although there are much work and many studies about this issue, our work...
Pierre Guironnet de Massas, Frédéric...
DATE
2009
IEEE
125views Hardware» more  DATE 2009»
13 years 11 months ago
Group-caching for NoC based multicore cache coherent systems
Wang Zuo, Shi Feng, Zuo Qi, Ji Weixing, Li Jiaxin,...
NOCS
2007
IEEE
13 years 10 months ago
The Power of Priority: NoC Based Distributed Cache Coherency
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginos...
DAC
2011
ACM
12 years 4 months ago
DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips
As transistor dimensions continue to scale deep into the nanometer regime, silicon reliability is becoming a chief concern. At the same time, transistor counts are scaling up, ena...
Andrew DeOrio, Konstantinos Aisopos, Valeria Berta...
DSD
2009
IEEE
136views Hardware» more  DSD 2009»
13 years 8 months ago
An Evaluation of Behaviors of S-NUCA CMPs Running Scientific Workload
Modern systems are able to put two or more processors on the same die (Chip Multiprocessors, CMP), each with its private caches, while the last level caches can be either private ...
Pierfrancesco Foglia, Francesco Panicucci, Cosimo ...