Sciweavers

    248 search results - page 4 / 50
    » Hardware-Software Codesign
    Sort
    View
    DATE
    2004
    IEEE
    139views Hardware» more  DATE 2004»
    Flexible Software Protection Using Hardware/Software Codesign Techniques
    13 years 9 months ago
    Flexible Software Protection Using Hardware/Software Codesign Techniques
    Download  cucis.ece.northwestern.edu
    A strong level of trust in the software running on an embedded processor is a prerequisite for its widespread deployment in any high-risk system. The expanding field of software p...
    Joseph Zambreno, Alok N. Choudhary, Rahul Simha, B...
    claim paper
    Read More »
    ICMCS
    2000
    IEEE
    99views Multimedia» more  ICMCS 2000»
    Hardware/Software Co-design for Real-Time Physical Modeling
    13 years 10 months ago
    Hardware/Software Co-design for Real-Time Physical Modeling
    Download  www.cs.uofs.edu
    Physical modeling of a mass-spring system allows for realistic object motion and deformation in a virtual environment. Previous work in this type of physical modeling relies on ge...
    Benjamin Bishop, Thomas P. Kelliher, Mary Jane Irw...
    claim paper
    Read More »
    CODES
    2005
    IEEE
    84views Software Engineering» more  CODES 2005»
    Efficient behavior-driven runtime dynamic voltage scaling policies
    13 years 11 months ago
    Efficient behavior-driven runtime dynamic voltage scaling policies
    Download  www.cecs.uci.edu
    Fen Xie, Margaret Martonosi, Sharad Malik
    claim paper
    Read More »
    CODES
    2003
    IEEE
    90views Software Engineering» more  CODES 2003»
    Compiler parallelization of C programs for multi-core DSPs with multiple address spaces
    13 years 11 months ago
    Compiler parallelization of C programs for multi-core DSPs with multiple address spaces
    Download  homepages.inf.ed.ac.uk
    Björn Franke, Michael F. P. O'Boyle
    claim paper
    Read More »
    CODES
    2003
    IEEE
    124views Software Engineering» more  CODES 2003»
    Architectural analysis and instruction-set optimization for design of network protocol processors
    13 years 11 months ago
    Architectural analysis and instruction-set optimization for design of network protocol processors
    Download  www.cs.yale.edu
    Haiyong Xie, Li Zhao, Laxmi N. Bhuyan
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.