Sciweavers

2852 search results - page 1 / 571
» High Performance Architectures and Compilers
Sort
View
JPDC
2002
63views more  JPDC 2002»
13 years 4 months ago
Compiler-Optimized Simulation of Large-Scale Applications on High Performance Architectures
Vikram S. Adve, Rajive Bagrodia, Ewa Deelman, Rizo...
EUROPAR
2010
Springer
13 years 6 months ago
High Performance Architectures and Compilers
Pedro C. Diniz, Marco Danelutto, Denis Barthou, Ma...
EUROPAR
1999
Springer
13 years 9 months ago
An Evaluation of High Performance Fortran Compilers Using the HPFBench Benchmark Suite
Abstract. The High Performance Fortran (HPF) benchmark suite HPFBench was designed for evaluating the HPF language and compilers on scalable architectures. The functionality of the...
Guohua Jin, Y. Charlie Hu
ISCAS
2005
IEEE
155views Hardware» more  ISCAS 2005»
13 years 10 months ago
Hyperblock formation: a power/energy perspective for high performance VLIW architectures
— Architectures based on Very Long Instruction Word (VLIW) processors are an optimal choice in the attempt to obtain high performance levels in mobile devices. The effectiveness ...
Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi,...