Sciweavers

205 search results - page 40 / 41
» High Performance Array Processor for Video Decoding
Sort
View
ICRA
2009
IEEE
156views Robotics» more  ICRA 2009»
13 years 11 months ago
Human brain-teleoperated robot between remote places
Abstract— This paper describes an EEG-based human brainactuated robotic system, which allows performing navigation and visual exploration tasks between remote places via internet...
Carlos Escolano, Javier M. Antelis, Javier Minguez
USENIX
1994
13 years 6 months ago
Reducing File System Latency using a Predictive Approach
Despite impressive advances in file system throughput resulting from technologies such as high-bandwidth networks and disk arrays, file system latency has not improved and in many...
Jim Griffioen, Randy Appleton
CASES
2005
ACM
13 years 7 months ago
A post-compilation register reassignment technique for improving hamming distance code compression
Code compression is a field where compression ratios between compiler-generated code and subsequent compressed code are highly dependent on decisions made at compile time. Most op...
Montserrat Ros, Peter Sutton
PPL
2008
185views more  PPL 2008»
13 years 5 months ago
On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
As the number of integrated IP cores in the current System-on-Chips (SoCs) keeps increasing, communication requirements among cores can not be sufficiently satisfied using either ...
Jun Ho Bahn, Seung Eun Lee, Yoon Seok Yang, Jungso...
SP
2010
IEEE
158views Security Privacy» more  SP 2010»
13 years 9 months ago
Tamper Evident Microprocessors
Abstract—Most security mechanisms proposed to date unquestioningly place trust in microprocessor hardware. This trust, however, is misplaced and dangerous because microprocessors...
Adam Waksman, Simha Sethumadhavan