Sciweavers

7 search results - page 2 / 2
» High-Performance FPGA-Based General Reduction Methods
Sort
View
DAC
2011
ACM
12 years 4 months ago
AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection
In the era of deep sub-wavelength lithography for nanometer VLSI designs, manufacturability and yield issues are critical and need to be addressed during the key physical design i...
Duo Ding, Jhih-Rong Gao, Kun Yuan, David Z. Pan
ICCAD
2009
IEEE
117views Hardware» more  ICCAD 2009»
13 years 2 months ago
Binning optimization based on SSTA for transparently-latched circuits
With increasing process variation, binning has become an important technique to improve the values of fabricated chips, especially in high performance microprocessors where transpa...
Min Gong, Hai Zhou, Jun Tao, Xuan Zeng