Sciweavers

517 search results - page 2 / 104
» INSEE: An Interconnection Network Simulation and Evaluation ...
Sort
View
TOMACS
1998
140views more  TOMACS 1998»
13 years 4 months ago
Technical Note: A Hierarchical Computer Architecture Design and Simulation Environment
architectures at multiple levels of abstraction, encompassing both hardware and software. It has five modes of operation (Design, Model Validation, Build Simulation, Simulate Syste...
Paul S. Coe, Fred W. Howell, Roland N. Ibbett, Lau...
ISCC
1999
IEEE
111views Communications» more  ISCC 1999»
13 years 9 months ago
Structure and Performance Evaluation of a Replicated Banyan Network Based ATM Switch
Banyan networks are commonly used as interconnection structures in ATM switches. This paper is concerned with the replication technique which was applied to the standard banyan ne...
Moustafa A. Youssef, Mohamed N. El-Derini, Hussein...
CN
2010
145views more  CN 2010»
13 years 1 months ago
Network virtualization in energy-efficient office environments
The rising costs of energy and world-wide desire to reduce CO2 emissions has led to an increased concern over the energy efficiency of information and communication technology. Wh...
Andreas Berl, Nicholas J. P. Race, Johnathan Ishma...
JSS
2006
104views more  JSS 2006»
13 years 4 months ago
Modelling and simulation of off-chip communication architectures for high-speed packet processors
In this work, we propose a visual, custom-designed, event-driven interconnect simulation framework to evaluate the performance of off-chip multi-processor/memory communications ar...
Jacob Engel, Daniel Lacks, Taskin Koçak
SIGMETRICS
1990
ACM
129views Hardware» more  SIGMETRICS 1990»
13 years 8 months ago
An Analytical Model of Multistage Interconnection Networks
Multiprocessors require an interconnection network to connect processors with memory modules. The performance of the interconnection network can have a large effect upon overall s...
Darryl L. Willick, Derek L. Eager