Sciweavers

27 search results - page 2 / 6
» IP Validation for FPGAs Using Hardware Object Technology
Sort
View
IMCSIT
2010
13 years 2 months ago
Software and hardware in the loop component for an IEC 61850 Co-Simulation platform
The deployment of IEC61850 standard in the world of substation automation system brings to the use of specific strategies for architecture testing. To validate IEC61850 architectur...
Haffar Mohamad, Thiriet Jean Marc
DAC
2009
ACM
13 years 3 months ago
A physical unclonable function defined using power distribution system equivalent resistance variations
For hardware security applications, the availability of secret keys is a critical component for secure activation, IC authentication and for other important applications including...
Ryan Helinski, Dhruva Acharyya, Jim Plusquellic
FCCM
2006
IEEE
108views VLSI» more  FCCM 2006»
13 years 11 months ago
A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism
This paper presents a novel reconfigurable data flow processing architecture that promises high performance by explicitly targeting both fine- and course-grained parallelism. This...
Charles L. Cathey, Jason D. Bakos, Duncan A. Buell
CDVE
2007
Springer
136views Visualization» more  CDVE 2007»
13 years 11 months ago
Cooperative Validation in Distributed Control Systems Design
The team of engineers designing and implementing distributed control system software must communicate within a multidisciplinary environment. One of the main problems is the intera...
Dariusz Choinski, Mieczyslaw Metzger, Witold Nocon...
ASPDAC
2005
ACM
103views Hardware» more  ASPDAC 2005»
13 years 7 months ago
MAIA: a framework for networks on chip generation and verification
- The increasing complexity of SoCs makes networks on chip (NoC) a promising substitute for busses and dedicated wires interconnection schemes. However, new tools need to be develo...
Luciano Ost, Aline Mello, José Palma, Ferna...