Sciweavers

12 search results - page 3 / 3
» Implementing asynchronous circuits using a conventional EDA ...
Sort
View
ISMVL
2005
IEEE
86views Hardware» more  ISMVL 2005»
13 years 11 months ago
Multiple-Valued Duplex Asynchronous Data Transfer Scheme for Interleaving in LDPC Decoders
A novel duplex asynchronous data-transfer scheme based on multiple-valued encoding is proposed for interleaving in Low-Density Parity-Check (LDPC) decoders, where high-throughput ...
Naoya Onizawa, Akira Mochizuki, Takahiro Hanyu
GLVLSI
2003
IEEE
310views VLSI» more  GLVLSI 2003»
13 years 11 months ago
54x54-bit radix-4 multiplier based on modified booth algorithm
In this paper, we describe a low power and high speed multiplier suitable for standard cell-based ASIC design methodologies. For the purpose, an optimized booth encoder, compact 2...
Ki-seon Cho, Jong-on Park, Jin-seok Hong, Goang-se...