Sciweavers

10 search results - page 2 / 2
» Improved Higher-Order Side-Channel Attacks with FPGA Experim...
Sort
View
HPCA
2009
IEEE
14 years 5 months ago
Hardware-software integrated approaches to defend against software cache-based side channel attacks
Software cache-based side channel attacks present serious threats to modern computer systems. Using caches as a side channel, these attacks are able to derive secret keys used in ...
Jingfei Kong, Onur Aciiçmez, Jean-Pierre Se...
DATE
2009
IEEE
116views Hardware» more  DATE 2009»
14 years 3 days ago
Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints
In this paper, we propose a preprocessing method to improve Side Channel Attacks (SCAs) on Dual-rail with Precharge Logic (DPL) countermeasure family. The strength of our method i...
Laurent Sauvage, Sylvain Guilley, Jean-Luc Danger,...
CASES
2010
ACM
13 years 3 months ago
Implementing virtual secure circuit using a custom-instruction approach
Although cryptographic algorithms are designed to resist at least thousands of years of cryptoanalysis, implementing them with either software or hardware usually leaks additional...
Zhimin Chen, Ambuj Sinha, Patrick Schaumont
CHES
2009
Springer
150views Cryptology» more  CHES 2009»
14 years 4 days ago
A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions
Power-based side channel attacks are a significant security risk, especially for embedded applications. To improve the security of such devices, protected logic styles have been p...
Francesco Regazzoni, Alessandro Cevrero, Fran&cced...
ENTCS
2006
163views more  ENTCS 2006»
13 years 5 months ago
Design Challenges for a Differential-Power-Analysis Aware GALS-based AES Crypto ASIC
In recent years several successful GALS realizations have been presented. The core of a GALS system is a locally synchronous island that is designed using industry standard synchr...
Frank K. Gürkaynak, Stephan Oetiker, Hubert K...