Sciweavers

22 search results - page 2 / 5
» Improving Offset Assignment for Embedded Processors
Sort
View
ECRTS
1999
IEEE
13 years 9 months ago
An approach to task attribute assignment for uniprocessor systems
The purpose of this paper is to investigate the issues related to task attribute assignment on an individual processor. The majority of papers on fixed priority scheduling make th...
Iain Bate, Alan Burns
ISCA
2003
IEEE
93views Hardware» more  ISCA 2003»
13 years 10 months ago
Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors
This work examines dynamic cluster assignment for a clustered trace cache processor (CTCP). Previously proposed cluster assignment techniques run into unique problems as issue wid...
Ravi Bhargava, Lizy Kurian John
ISSS
1996
IEEE
123views Hardware» more  ISSS 1996»
13 years 9 months ago
Memory Organization for Improved Data Cache Performance in Embedded Processors
Code generation for embedded processors creates opportunities for several performance optimizations not applicable for traditional compilers. We present techniques for improving d...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...
SAC
2008
ACM
13 years 4 months ago
Exploiting program cyclic behavior to reduce memory latency in embedded processors
In this work we modify the conventional row buffer allocation mechanism used in DDR2 SDRAM banks to improve average memory latency and overall processor performance. Our method as...
Ehsan Atoofian, Amirali Baniasadi
CC
2003
Springer
192views System Software» more  CC 2003»
13 years 10 months ago
Address Register Assignment for Reducing Code Size
Abstract. In DSP processors, minimizing the amount of address calculations is critical for reducing code size and improving performance since studies of programs have shown that in...
Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, ...