ISSS 1996 - PDF Preprint Papers

ISSS 1996 International Symposium on System Synthesis

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISSS-1996 Paper

click to vote

ISSS
1996
IEEE

169views Hardware» more ISSS 1996»

The Use of a Virtual Instruction Set for the Software Synthesis of HW/SW Embedded Systems

13 years 9 months ago

Download www.cecs.uci.edu

The application range of the embedded computing is going to cover the majority of the market products spanning from consumer electronic, automotive, telecom and process control. F...

Alessandro Balboni, William Fornaciari, M. Vincenz...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	The Use of a Virtual Instruction Set for the Software Synthesis of HW/SW Embedded Systems	claim
2	143	DSP Processor/Compiler Co-Design: A Quantitative Approach	claim
3	134	ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures	claim
4	129	Hardware/Software Partitioning with Iterative Improvement Heuristics	claim
5	125	Size-Constrained Code Placement for Cache Miss Rate Reduction	claim
6	123	Memory Organization for Improved Data Cache Performance in Embedded Processors	claim
7	122	Modeling Multicomputer Task Allocation as a Vector Packing Problem	claim
8	119	A Codesign Experiment in Acoustic Echo Cancellation: GMDFa	claim
9	116	A Constructive Method for Exploiting Code Motion	claim
10	116	Eliminating False Loops Caused by Sharing in Control Path	claim
11	114	Flow Graph Balancing for Minimizing the Required Memory Bandwidth	claim
12	111	A Comparison of Functional and Structural Partitioning	claim
13	103	Instruction Set Design and Optimizations for Address Computation in DSP Architectures	claim
14	102	Throughput Optimization in Disk-Based Real-Time Application Specific Systems	claim
15	94	Synthesis of Low-Power Selectively-Clocked Systems from High-Level Specification	claim
16	87	Breakpoints and Breakpoint Detection in Source Level Emulation	claim
17	73	Layout-Driven RTL Binding Techniques for High-Level Synthesis	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers