Sciweavers

1045 search results - page 1 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
CHES
2006
Springer
123views Cryptology» more  CHES 2006»
13 years 8 months ago
Improving SHA-2 Hardware Implementations
Ricardo Chaves, Georgi Kuzmanov, Leonel Sousa, Sta...
ERSA
2006
89views Hardware» more  ERSA 2006»
13 years 6 months ago
Multi-Mode Operator for SHA-2 Hash Functions
We propose an improved implementation of the SHA-2 hash family to include a multi-mode of operation with minimal latency and hardware requirements over the entire operator. The mul...
Ryan Glabb, Laurent Imbert, Graham A. Jullien, Arn...
ISCAS
2003
IEEE
114views Hardware» more  ISCAS 2003»
13 years 10 months ago
On the hardware implementations of the SHA-2 (256, 384, 512) hash functions
Couple to the communications wired and unwired networks growth, is the increasing demand for strong secure data transmission. New cryptographic standards are developed, and new en...
Nicolas Sklavos, Odysseas G. Koufopavlou
WISA
2007
Springer
13 years 11 months ago
Iteration Bound Analysis and Throughput Optimum Architecture of SHA-256 (384, 512) for Hardware Implementations
Abstract. The hash algorithm forms the basis of many popular cryptographic protocols and it is therefore important to find throughput optimal implementations. Though there have be...
Yong Ki Lee, Herwin Chan, Ingrid Verbauwhede
TCOS
2010
12 years 11 months ago
PET SNAKE: A Special Purpose Architecture to Implement an Algebraic Attack in Hardware
Abstract. In [24] Raddum and Semaev propose a technique to solve systems of polynomial equations over F2 as occurring in algebraic attacks on block ciphers. This approach is known ...
Willi Geiselmann, Kenneth Matheis, Rainer Steinwan...