Sciweavers

3 search results - page 1 / 1
» Interconnect Challenges in Highly Integrated MEMS ASIC Subsy...
Sort
View
CORR
2008
Springer
92views Education» more  CORR 2008»
13 years 4 months ago
Interconnect Challenges in Highly Integrated MEMS/ASIC Subsystems
Micromechanical devices like accelerometers or rotation sensors form an increasing segment beneath the devices supplying the consumer market. A hybrid integration approach to buil...
N. Marenco, S. Warnat, W. Reinert
ICCAD
2004
IEEE
114views Hardware» more  ICCAD 2004»
14 years 1 months ago
High-level synthesis using computation-unit integrated memories
Abstract— High-level synthesis (HLS) of memory-intensive applications has featured several innovations in terms of enhancements made to the basic memory organization and data lay...
Chao Huang, Srivaths Ravi, Anand Raghunathan, Nira...
FPL
2009
Springer
107views Hardware» more  FPL 2009»
13 years 9 months ago
An FPGA based verification platform for HyperTransport 3.x
In this paper we present a verification platform designed for HyperTransport 3.x (HT3) applications. HyperTransport 3.x is a very low latency and high bandwidth chip-tochip interc...
Heiner Litz, Holger Fröning, Maximilian Th&uu...