Sciweavers

28 search results - page 6 / 6
» Iterative remapping for logic circuits
Sort
View
TCAD
2010
136views more  TCAD 2010»
12 years 11 months ago
Bounded Model Debugging
Design debugging is a major bottleneck in modern VLSI design flows as both the design size and the length of the error trace contribute to its inherent complexity. With typical des...
Brian Keng, Sean Safarpour, Andreas G. Veneris
DAC
2009
ACM
14 years 5 months ago
Online cache state dumping for processor debug
Post-silicon processor debugging is frequently carried out in a loop consisting of several iterations of the following two key steps: (i) processor execution for some duration, fo...
Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishna...
HYBRID
1999
Springer
13 years 9 months ago
An Overview of Hybrid Simulation Phenomena and Their Support by Simulation Packages
Continuous system dynamics can be described by, possibly large, systems of di erential equations. These can be either ordinary di erential equations (ODEs) or contain algebraic con...
Pieter J. Mosterman