Sciweavers

9 search results - page 2 / 2
» JPG - A Partial Bitstream Generation Tool to Support Partial...
Sort
View
FPL
2004
Springer
99views Hardware» more  FPL 2004»
13 years 10 months ago
A Novel FPGA Configuration Bitstream Generation Algorithm and Tool Development
A novel configuration bitstream generation tool for a custom FPGA platform is presented. It can support a variety of devices of similar architecture. The tool exhibits technology i...
K. Siozios, George Koutroumpezis, Konstantinos Tat...
FPL
2000
Springer
128views Hardware» more  FPL 2000»
13 years 8 months ago
Verification of Dynamically Reconfigurable Logic
This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standa...
David Robinson, Patrick Lysaght
ICCD
2006
IEEE
157views Hardware» more  ICCD 2006»
14 years 1 months ago
Dynamic Co-Processor Architecture for Software Acceleration on CSoCs
By integrating one or more (hard or soft) CPU core on the chip, new generation platform FPGAs have become configurable systems on a chip (CSoC) that support a combined software an...
Abhishek Mitra, Zhi Guo, Anirban Banerjee, Walid A...
FCCM
2008
IEEE
160views VLSI» more  FCCM 2008»
13 years 11 months ago
Facilitating Processor-Based DPR Systems for non-DPR Experts
Currently, only Xilinx Field Programmable Gate Arrays (FPGAs) support Dynamic Partial Reconfiguration (DPR). While there is currently some Computer Aided Design (CAD) tool support...
Edward Chen, William A. Gruver, Dorian Sabaz, Lesl...