Sciweavers

55 search results - page 1 / 11
» Leakage Current Reduction in Data Caches on Embedded Systems
Sort
View
IPC
2007
IEEE
13 years 12 months ago
Leakage Current Reduction in Data Caches on Embedded Systems
Rafael Ubal, Julio Sahuquillo, Salvador Petit, Hou...
DAC
2006
ACM
14 years 6 months ago
Leakage power reduction of embedded memories on FPGAs through location assignment
Transistor leakage is poised to become the dominant source of power dissipation in digital systems, and reconfigurable devices are not immune to this problem. Modern FPGAs already...
Yan Meng, Timothy Sherwood, Ryan Kastner
CASES
2008
ACM
13 years 7 months ago
Multiple sleep mode leakage control for cache peripheral circuits in embedded processors
This paper proposes a combination of circuit and architectural techniques to maximize leakage power reduction in embedded processor on-chip caches. It targets cache peripheral cir...
Houman Homayoun, Mohammad A. Makhzan, Alexander V....
EUC
2004
Springer
13 years 11 months ago
Non-uniform Set-Associative Caches for Power-Aware Embedded Processors
Abstract. Power consumption is becoming one of the most important constraints for microprocessor design in nanometer-scale technologies. Especially, as the transistor supply voltag...
Seiichiro Fujii, Toshinori Sato
ISVLSI
2008
IEEE
158views VLSI» more  ISVLSI 2008»
13 years 12 months ago
Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection
Active power used to be the primary contributor to total power dissipation of CMOS designs, but with the technology scaling, the share of leakage in total power consumption of dig...
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki ...