Sciweavers

141 search results - page 28 / 29
» Load Execution Latency Reduction
Sort
View
INFOCOM
2006
IEEE
13 years 11 months ago
Accelerating Simulation of Large-Scale IP Networks: A Network Invariant Preserving Approach
— In this paper, we propose a simulation framework, TranSim, that reduces the rate at which packet-events are generated, in order to accelerate large-scale simulation of IP netwo...
Hwangnam Kim, Hyuk Lim, Jennifer C. Hou
PLDI
2003
ACM
13 years 11 months ago
A compiler framework for speculative analysis and optimizations
Speculative execution, such as control speculation and data speculation, is an effective way to improve program performance. Using edge/path profile information or simple heuristi...
Jin Lin, Tong Chen, Wei-Chung Hsu, Pen-Chung Yew, ...
IPPS
2006
IEEE
13 years 11 months ago
Compiler assisted dynamic management of registers for network processors
Modern network processors support high levels of parallelism in packet processing by supporting multiple threads that execute on a micro-engine. Threads switch context upon encoun...
R. Collins, Fernando Alegre, Xiaotong Zhuang, Sant...
ASAP
2003
IEEE
124views Hardware» more  ASAP 2003»
13 years 11 months ago
Arbitrary Bit Permutations in One or Two Cycles
Symmetric-key block ciphers encrypt data, providing data confidentiality over the public Internet. For inter-operability reasons, it is desirable to support a variety of symmetric...
Zhijie Shi, Xiao Yang, Ruby B. Lee
RTSS
2003
IEEE
13 years 11 months ago
Data Caches in Multitasking Hard Real-Time Systems
Data caches are essential in modern processors, bridging the widening gap between main memory and processor speeds. However, they yield very complex performance models, which make...
Xavier Vera, Björn Lisper, Jingling Xue