Sciweavers

40 search results - page 7 / 8
» Locking in Pfair-Scheduled Multiprocessor Systems
Sort
View
CIIA
2009
13 years 6 months ago
Software Platform based Embedded Multiprocessor SoC Prototyping
This paper describes our experience in processor/threads synchronization using the POSIX API standard for MPSoC virtual applications prototyping. Spin-Lock (Binary Semaphore) imple...
Benaoumeur Senouci, Ali El Moussaoui, Bernard Goos...
FPGA
2009
ACM
183views FPGA» more  FPGA 2009»
14 years 17 days ago
HW/SW methodologies for synchronization in FPGA multiprocessors
Modern Field Programmable Gate Arrays (FPGA) can be programmed with multiple soft-core processors. These solutions can be used for MultiProcessor Systems-on-Chip (MPSoCs) prototyp...
Antonino Tumeo, Christian Pilato, Gianluca Palermo...
PPOPP
2010
ACM
14 years 3 months ago
Is transactional programming actually easier?
Chip multi-processors (CMPs) have become ubiquitous, while tools that ease concurrent programming have not. The promise of increased performance for all applications through ever ...
Christopher J. Rossbach, Owen S. Hofmann, Emmett W...
CODES
2008
IEEE
14 years 7 days ago
Distributed and low-power synchronization architecture for embedded multiprocessors
In this paper we present a framework for a distributed and very low-cost implementation of synchronization controllers and protocols for embedded multiprocessors. The proposed arc...
Chenjie Yu, Peter Petrov
ISPASS
2007
IEEE
14 years 1 days ago
A Comparison of Two Approaches to Parallel Simulation of Multiprocessors
— The design trend towards CMPs has made the simulation of multiprocessor systems a necessity and has also made multiprocessor systems widely available. While a serial multiproce...
Andrew Over, Bill Clarke, Peter E. Strazdins