Sciweavers

3 search results - page 1 / 1
» Low-power fanout optimization using multiple threshold volta...
Sort
View
ISLPED
2005
ACM
85views Hardware» more  ISLPED 2005»
13 years 10 months ago
Low-power fanout optimization using multiple threshold voltage inverters
This paper addresses the problem of low-power fanout optimization with multiple threshold voltage inverters. Introducing splitting and merging conversions that preserve delay, pow...
Behnam Amelifard, Farzan Fallah, Massoud Pedram
DAC
2005
ACM
13 years 6 months ago
Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages
Minimizing power consumption is one of the most important objectives in IC design. Resizing gates and assigning different Vt’s are common ways to meet power and timing budgets. ...
Feng Gao, John P. Hayes
DAC
2003
ACM
14 years 5 months ago
Pushing ASIC performance in a power envelope
Power dissipation is becoming the most challenging design constraint in nanometer technologies. Among various design implementation schemes, standard cell ASICs offer the best pow...
Ruchir Puri, Leon Stok, John M. Cohn, David S. Kun...