Sciweavers

2 search results - page 1 / 1
» Mapping for better than worst-case delays in LUT-based FPGA ...
Sort
View
FPGA
2008
ACM
184views FPGA» more  FPGA 2008»
13 years 6 months ago
Mapping for better than worst-case delays in LUT-based FPGA designs
Current advances in chip design and manufacturing have allowed IC manufacturing to approach the nanometer range. As the feature size scales down, greater variability is experience...
Kirill Minkovich, Jason Cong
ASPDAC
2004
ACM
96views Hardware» more  ASPDAC 2004»
13 years 10 months ago
Register binding and port assignment for multiplexer optimization
- Data path connection elements, such as multiplexers, consume a significant amount of area on a VLSI chip, especially for FPGA designs. Multiplexer optimization is a difficult pro...
Deming Chen, Jason Cong