Sciweavers

820 search results - page 2 / 164
» Memory System Connectivity Exploration
Sort
View
ISSS
1997
IEEE
103views Hardware» more  ISSS 1997»
13 years 9 months ago
Fast and Extensive System-Level Memory Exploration for ATM Applications
In this paper, our memory architecture exploration methodology and CAD techniques for network protocol applications are presented. Prototype tools have been implemented, and appli...
Peter Slock, Sven Wuytack, Francky Catthoor, Gjalt...
VLSID
2001
IEEE
118views VLSI» more  VLSID 2001»
14 years 5 months ago
Processor-Memory Co-Exploration driven by a Memory-Aware Architecture Description Language
Memory represents a major bottleneck in modern embedded systems. Traditionally, memory organizationsfor programmable systems assumed a fixed cache hierarchy. Withthe wideningproce...
Prabhat Mishra, Peter Grun, Nikil D. Dutt, Alexand...
EIT
2009
IEEE
14 years 4 hour ago
System-level memory modeling for bus-based memory architecture exploration
—System-level design (SLD) provides a solution to the challenge of increasing design complexity and time-to-market pressure in modern embedded system designs. In this paper, we p...
Zhongbo Cao, Ramon Mercado, Diane T. Rover
NOCS
2010
IEEE
13 years 3 months ago
Performance Evaluation of a Multicore System with Optically Connected Memory Modules
Paul Vincent Mejia, Rajeevan Amirtharajah, Matthew...
TALG
2011
98views more  TALG 2011»
13 years 5 days ago
Tree exploration with logarithmic memory
We consider the task of network exploration by a mobile agent (robot) with small memory. The agent has to traverse all nodes and edges of a network (represented as an undirected c...
Christoph Ambühl, Leszek Gasieniec, Andrzej P...