Sciweavers

8 search results - page 2 / 2
» Minimizing leakage power in sequential circuits by using mix...
Sort
View
VLSID
2008
IEEE
153views VLSI» more  VLSID 2008»
14 years 6 months ago
Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation
Compared to subthreshold leakage, dynamic power is normally much less sensitive to the process variation due to its approximately linear relation to the process parameters. Howeve...
Yuanlin Lu, Vishwani D. Agrawal
ICCD
2008
IEEE
165views Hardware» more  ICCD 2008»
14 years 2 months ago
Analysis and minimization of practical energy in 45nm subthreshold logic circuits
Abstract— Over the last decade, the design of ultra-lowpower digital circuits in subthreshold regime has been driven by the quest for minimum energy per operation. In this contri...
David Bol, Renaud Ambroise, Denis Flandre, Jean-Di...
VLSID
2007
IEEE
120views VLSI» more  VLSID 2007»
14 years 6 months ago
Statistical Leakage and Timing Optimization for Submicron Process Variation
Leakage power is becoming a dominant contributor to the total power consumption and dual-Vth assignment is an efficient technique to decrease leakage power, for which effective de...
Yuanlin Lu, Vishwani D. Agrawal