Sciweavers

    7 search results - page 2 / 2
    » Minimizing the Cost of Fault Location when Testing from a Fi...
    Sort
    View
    ATS
    2009
    IEEE
    127views Hardware» more  ATS 2009»
    On the Generation of Functional Test Programs for the Cache Replacement Logic
    13 years 10 months ago
    On the Generation of Functional Test Programs for the Cache Replacement Logic
    Download  www.cad.polito.it
    Caches are crucial components in modern processors (both stand-alone or integrated into SoCs) and their test is a challenging task, especially when addressing complex and high-fre...
    Wilson J. Perez, Danilo Ravotto, Edgar E. Sá...
    claim paper
    Read More »
    ASE
    2005
    137views more  ASE 2005»
    Rewriting-Based Techniques for Runtime Verification
    13 years 5 months ago
    Rewriting-Based Techniques for Runtime Verification
    Download  www.havelund.com
    Techniques for efficiently evaluating future time Linear Temporal Logic (abbreviated LTL) formulae on finite execution traces are presented. While the standard models of LTL are i...
    Grigore Rosu, Klaus Havelund
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.