Sciweavers

2 search results - page 1 / 1
» Modeling and verification of high-speed wired links with Ver...
Sort
View
ISCAS
2006
IEEE
128views Hardware» more  ISCAS 2006»
13 years 10 months ago
Modeling and verification of high-speed wired links with Verilog-AMS
—Behavioral modeling with virtual built-in self-test verification of high-speed wired link designs is described in this paper. Our procedure is based on principles of top-down mi...
Ming-Ta Hsieh, Gerald E. Sobelman
TVLSI
2010
12 years 11 months ago
Asynchronous Current Mode Serial Communication
Abstract--An asynchronous high-speed wave-pipelined bit-serial link for on-chip communication is presented as an alternative to standard bit-parallel links. The link employs the di...
Rostislav (Reuven) Dobkin, Michael Moyal, Avinoam ...