Sciweavers

79 search results - page 16 / 16
» Multiprocessor Scheduling with Machine Allotment and Paralle...
Sort
View
IPPS
2009
IEEE
13 years 11 months ago
Enabling high-performance memory migration for multithreaded applications on LINUX
As the number of cores per machine increases, memory architectures are being redesigned to avoid bus contention and sustain higher throughput needs. The emergence of Non-Uniform M...
Brice Goglin, Nathalie Furmento
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
14 years 1 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...
HPDC
2010
IEEE
13 years 6 months ago
Exploring application and infrastructure adaptation on hybrid grid-cloud infrastructure
Clouds are emerging as an important class of distributed computational resources and are quickly becoming an integral part of production computational infrastructures. An importan...
Hyunjoo Kim, Yaakoub El Khamra, Shantenu Jha, Mani...
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
14 years 1 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...